Tiny Tapeout Verilog Project Template

• Dual-target project guide
• Read the documentation for project

Active target

The repository root is the latest 1x1 minimal Tiny Tapeout target. The combined branch also keeps both playable builds under targets/:

• targets/1x1-minimal: latest 1-tile minimal build, with harden render and metrics.
• targets/1x2-working-game: latest 2-tile full-game build, with harden render and metrics.

Each target has its own src, info.yaml, Game Simulation/hdl, quartus, and harden folder so ASIC hardening and FPGA builds are clearly separated.

What is Tiny Tapeout?

Tiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital and analog designs manufactured on a real chip.

To learn more and get started, visit https://tinytapeout.com.

Set up your Verilog project

1. Add your Verilog files to the src folder.
2. Edit the info.yaml and update information about your project, paying special attention to the source_files and top_module properties. If you are upgrading an existing Tiny Tapeout project, check out our online info.yaml migration tool.
3. Edit docs/info.md and add a description of your project.
4. Adapt the testbench to your design. See test/README.md for more information.

The GitHub action will automatically build the ASIC files using LibreLane.

Enable GitHub actions to build the results page

• Enabling GitHub Pages

Resources

• FAQ
• Digital design lessons
• Learn how semiconductors work
• Join the community
• Build your design locally

What next?

• Submit your design to the next shuttle.
• Edit this README and explain your design, how it works, and how to test it.
• Share your project on your social network of choice:
  • LinkedIn #tinytapeout @TinyTapeout
  • Mastodon #tinytapeout @matthewvenn
  • X (formerly Twitter) #tinytapeout @tinytapeout
  • Bluesky @tinytapeout.com